## ASSP

## Single-chip Demodulator for Digital Satellite Broadcasting

## MB86660A

## DESCRIPTION

MB86660A is a single-chip demodulator for digital satellite broadcasting, and is compatible for DVB-S and DSS*. It consists of two A/D converters for I-input and Q-input, QPSK demodulator and forward-error correction (FEC) unit which has Viterbi decoder and Reed-Solomon decoder.

## ■ FEATURES

- DVB-S and DSS* compatible single-chip demodulator
- Operation rate up to 62 Mbps
- A/D converters for I-input and Q-input

Analog 1 V p-p and up to $31 \mathrm{Msymbol} / \mathrm{s}$ input

- QPSK demodulator

Gray-coded QPSK demodulation with absolute mapping
On-chip multi-rate VCO ( 36 to 62 MHz operation)
Automatic carrier capture range $= \pm 5 \mathrm{MHz}$
Half Nyquist filters roll-off factor $\alpha=0.35$
Automatic gain control (AGC ): PWM output

## PACKAGE



## MB86660A

(Continued)

- Viterbi decoder Constraint length $K=7$
Viterbi rate $R=1 / 2,2 / 3,3 / 4,5 / 6,7 / 8$
- Reed-Solomon decoder $\mathrm{n}=204, \mathrm{k}=188, \mathrm{t}=8$
- Deinterleaver: depth I = 12
- Energy-dispersal removal: PRBS polynomial $=x^{15}+x^{14}+1$
- $\mathrm{C} / \mathrm{N}$ monitoring output via $\mathrm{I}^{2} \mathrm{C}$ interface
- I²C bus interface
- Power supply voltage: +3.3 V
- Package: QFP-48
- Process: $0.35 \mu \mathrm{~m}$ CMOS
*: For detailed information on DSS usage, please contact your nearest Fujitsu.


## PIN ASSIGNMENT

< TOP VIEW >

(FPT-48P-M15)

## - PIN DESCRIPTION

| Pin no . | Symbol | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| 41 | IIN | QPSK analog I-input | I | QPSK analog in-phase input: <br> Analog 1 V p-p input. The maximum input rate is 31 Msymbol/s. |
| 44 | QIN | QPSK analog Q-input | 1 | QPSK analog quadrature-phase input: <br> Analog 1 Vp -p input. The maximum input rate is 31 Msymbol/s. |
| 37 | VRHI | A/D high reference | I | A/D high reference input for IIN: <br> High reference voltage input. The typical voltage is 1.4 V . |
| 40 | VRLI | A/D low reference | I | A/D low reference input for IIN: <br> Low reference voltage input. The typical voltage is 0 V . |
| 48 | VRHQ | A/D high reference | 1 | A/D high reference input for QIN: High reference voltage input. The typical voltage is 1.4 V . |
| 45 | VRLQ | A/D low reference | I | A/D low reference input for QIN: Low reference voltage input. The typical voltage is 0 V . |
| 35 | AGC | AGC output | O | AGC output: <br> PWM (Pulse Width Modulation) or ' $\mathrm{H} / \mathrm{L}$ ' level output. This output pin is fed to an external analog filter that controls an AGC amplifier of the tuner. |
| $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { CLKI } \\ & \text { CLKO } \end{aligned}$ | Crystal oscillator input | $\begin{gathered} \mathrm{I} \\ \mathrm{I} / \mathrm{O} \end{gathered}$ | Crystal oscillator input: <br> Connect a 27.0 MHz crystal oscillator between these pins. It is used to set the frequency of internal multi-rate VCO. This crystal oscillator is not required when the EXTCLK pin inputs 27.0 MHz clock. <br> When the crystal oscillator is not used, CLKI and CLKO must be 'L' and 'OPEN' respectively. When the crystal oscillator is used, EXTCLK must be ' L '. |
| 5 | EXTCLK | External clock input | I | External clock input: <br> This pin inputs 27.0 MHz clock to set the frequency of internal multi-rate VCO. The crystal oscillator is not required when this pin is used. When this EXTCLK is not used, it must be 'L'. |
| 22 to 15 | TS7 to TS0 | Transport packet data output | O | Transport data output: <br> These pins are the transport stream packet data. User can select the output mode, either from 8-bit parallel data or serial data output. When parallel output, user can select MSB position, TS7 or TS0. When serial output, user can select the output pin position, TS0 or TS7. All selections are done by setting the register. |
| 25 | TCLK | Transport packet clock output | 0 | Transport clock output: <br> This pin is the transport stream packet clock for TS7 to TSO. User can select the output mode that is parallel or serial clock, and select the clock polarity. All selections are done by setting the register. |
| 27 | TEN | Transport packet enable | 0 | Transport enable output: <br> This pin outputs ' H ' during the valid data of the packet, and outputs 'L' during the others such as the parity byte. |

(Continued)

| Pin no. | Symbol | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| 28 | TER | Error indicator | 0 | Error indicator output: <br> This pin outputs ' H ' for a period of a packet that the ReedSolomon decoder could not correct, and outputs 'L' for a period of a packet that it could correct. |
| 26 | FSYNC | Frame synchronous output | 0 | Frame synchronous output: <br> This pin outputs ' H ' when the frame is synchronized. |
| 32 | SCL | $1^{2} \mathrm{C}$ bus clock | 1 | Serial clock input for ${ }^{12} \mathrm{C}$ bus |
| 33 | SDA | $1^{2} \mathrm{C}$ bus data | I/O | Serial data I/O for ${ }^{2} \mathrm{C}$ bus |
| $\begin{gathered} 9 \\ 10 \\ 11 \end{gathered}$ | ADR2 ADR1 ADR0 | ${ }^{2}{ }^{2} \mathrm{C}$ bus address | I | Address ID input for ${ }^{2} \mathrm{C}$ bus: <br> These are the lower 3-bit of $I^{2} \mathrm{C}$ bus address. The upper 4 -bit is fixed with " 0001 ". |
| 29 | RESET | Reset input | I | Reset input: <br> The MB86660A is reset when this pin inputs ' L '. The LSI must be reset when the power is turned on. Refer to - Power-on Reset in detail. |
| 8 | BCLK | Bit clock output | 0 | Bit clock output: <br> This pin can output the twice clock for the symbol rate, the same clock for the symbol rate, or the packet start signal. All selections are done by setting the register. This pin outputs 'L' at the initial stage. |
| 12 | TESTI | Test pin | 1 | Test pin: <br> This input test pin must be connected to 'L'. |
| 39, 46, 2 | AV ${ }_{\text {do }}$ | Analog Vdo | - | Analog $\mathrm{V}_{\mathrm{DD}}$ : Analog Vod for the internal A/Ds and VCO. |
| 38, 47, 1 | AVss | Analog Vss | - | Analog Vss: <br> Analog GND for the internal A/Ds and VCO. |
| $\begin{aligned} & 7,14,24, \\ & 31,36,43 \end{aligned}$ | V DD | Digital VDD | - | Digital VDD |
| $\begin{aligned} & 6,13,23, \\ & 30,34,42 \end{aligned}$ | Vss | Digital Vss | - | Digital Vss |

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Rating |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}, \mathrm{AV} \mathrm{VDD}$ | -0.5 | +4.0 | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Storage temperature | $\mathrm{T}_{\mathrm{ST}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}, \mathrm{AV} \mathrm{V}_{\mathrm{DD}}$ | 3.0 | 3.3 | 3.6 | V |
| High level input voltage | $\mathrm{V}_{I H}$ | $\mathrm{~V}_{\mathrm{DD}} \times 0.65$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Low level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 | - | $\mathrm{V}_{\mathrm{DD}} \times 0.25$ | V |
| Operating temperature | Ta | 0 to +70 |  |  |  |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. *1 | Max. |  |
| Logic input |  |  |  |  |  |  |
| Input high voltage | $\mathrm{V}_{1}$ | - | VDD $\times 0.65$ | - | $V_{D D}+0.3$ | V |
| Input low voltage | VIL | - | -0.3 | - | VDD $\times 0.25$ | V |
| $1^{2} \mathrm{C}$ bus input (SDA and SCL) |  |  |  |  |  |  |
| Input high voltage | $\mathrm{V}_{\text {IH }}$ | - | 3.0 | - | 5.5 | V |
| Input low voltage | VIL | - | -0.5 | - | 1.5 | V |
| A/D input (VRHI, VRHQ, VRLI, VRLQ, IIN and QIN) |  |  |  |  |  |  |
| Input reference high voltage (for VRHI and VRHQ) | VRH | - | VRL +1.0 | 1.4 | VDD | V |
| Input reference low voltage (for VRLI and VRLQ) | VRL | - | 0 | 0 | VRH-1.0 | V |
| Differential reference voltage | VRW | $\mathrm{V}_{\text {RH }}-\mathrm{V}_{\text {RL }}$ | 1.0 | 1.4 | 2.5 | V |
| Reference input resistance | Rrw | Vrh to VrL | - | 5 | - | $\mathrm{k} \Omega$ |
| Analog input voltage (for IIN and QIN) | $\mathrm{V}_{\mathrm{i}}$ | - | $V_{\text {RL }}$ | - | VRH | V |
| Analog input capacitance (for IIN and QIN) | Cin | - | - | 15 | - | pF |
| Logic output |  |  |  |  |  |  |
| Output high voltage | Vон | $\mathrm{I}_{\mathrm{or}}=-4 \mathrm{~mA}$ | VDD - 0.5 | - | - | V |
| Output low voltage | Voı | $\mathrm{loL}=4 \mathrm{~mA}$ | - | - | 0.4 | V |
| ${ }^{12} \mathrm{C}$ bus output (SDA) |  |  |  |  |  |  |
| Output low voltage | VoL | $\mathrm{loL}=3 \mathrm{~mA}$ | - | - | 0.4 | V |
| Power supply current (VDD and AVDD) |  |  |  |  |  |  |
| Average power supply current | IDD | $\begin{aligned} & \text { IIN, QIN = } \\ & 31 \mathrm{Mbaud} / \mathrm{s} \\ & \mathrm{VDD}=3.6 \mathrm{~V} \end{aligned}$ | - | 300 | T.B.D. | mA |

*1: Typical values assume that $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}$ and $\mathrm{Ta}=+25^{\circ} \mathrm{C}$.

## ■ REGISTER TABLE

## 1. Register Map

$<1^{2} \mathrm{C}$ address: | 0 | 0 | 0 | 1 | ADR2 | ADR1 | ADR0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |$>$


| Register address | Access | Register name | (MSB) |  |  | Bit function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| $\begin{aligned} & 00000000 \\ & (0) \end{aligned}$ | R/W | MODE-1 | MOD7 <br> (0) | Reserved <br> (0) | MOD5 <br> (0) | MOD4 <br> (0) | MOD3 <br> (0) | MOD2 <br> (0) | MOD1 <br> (0) | MODO <br> (0) |
| $00000001$ <br> (1) | R/W | MODE-2 | Reserved <br> (0) | Reserved <br> (0) | Reserved <br> (0) | BCLK1 <br> (0) | BCLKO <br> (0) | ER_EN <br> (1) | RS_EN <br> (1) | DI_EN <br> (1) |
| $\begin{aligned} & 00000010 \\ & (2) \end{aligned}$ | R/W | AGC | Reserved <br> (0) | AGCP <br> (0) | AGCM <br> (0) | AGC4 <br> (1) | AGC3 <br> (0) | AGC2 <br> (0) | $\begin{gathered} \text { AGC1 } \\ (0) \end{gathered}$ | AGC0 <br> (0) |
| $\begin{gathered} 00000011 \\ (3) \end{gathered}$ | R/W | VCO | VCO7 <br> (0) | VCO6 <br> (0) | VCO5 <br> (0) | VCO4 <br> (1) | vCO3 <br> (0) | VCO2 <br> (1) | VCO1 <br> (1) | VCOO <br> (0) |
| $\begin{gathered} 00000100 \\ (4) \end{gathered}$ | R/W | Viterbi VCO Expansion | LVCO <br> (0) | 0 | 0 | VIR4 <br> (0) | VIR3 <br> (0) | VIR2 <br> (1) | VIR1 <br> (0) | VIRO <br> (0) |
| $\begin{gathered} 00000101 \\ (5) \end{gathered}$ | R/W | Frame Sync. | SYT3 <br> (1) | SYT2 <br> (1) | SYT1 <br> (1) | SYTO <br> (1) | SYA3 <br> (0) | SYA2 <br> (0) | SYA1 <br> (1) | SYAO <br> (0) |
| $00000110$ <br> (6) | R/W | Carrier Recovery loop filter Coeff. | CA_SW <br> (1) | CA_ß2 <br> (0) | CA_ $\beta 1$ <br> (1) | $\begin{gathered} \text { CA_ } \beta 0 \\ (0) \end{gathered}$ | 0 | CA_ $\alpha 2$ <br> (0) | CA_ $\alpha 1$ <br> (0) | CA_ $\alpha 0$ <br> (1) |
| $00000111$ <br> (7) | R/W | Clock Recovery loop filter Coeff. | 0 | CL_ß2 <br> (0) | CL_ $\beta 1$ <br> (1) | CL_ß0 <br> (1) | 0 | CL_ $\alpha 2$ <br> (0) | CL_ $\alpha 1$ <br> (1) | CL_ $\alpha 0$ <br> (0) |
| $00001000$ <br> (8) | W | RESET | X <br> (0) | X <br> (0) | X <br> (0) | X <br> (0) | X <br> (0) | X (0) | QP_RST <br> (0) | LSI_RST <br> (0) |
| $\begin{gathered} 00001001 \\ \text { (9) } \end{gathered}$ | R | Status | X | X | X | STA4 | STA3 | STA2 | STA1 | STAO |
| $\begin{gathered} 00001010 \\ (10) \end{gathered}$ | R | AFC | AFC7 | AFC6 | AFC5 | AFC4 | AFC3 | AFC2 | AFC1 | AFC0 |
| $\begin{gathered} 00001011 \\ (11) \end{gathered}$ | R | $\mathrm{C} / \mathrm{N}$ | CN7 | CN6 | CN5 | CN4 | CN3 | CN2 | CN1 | CNO |
| $\begin{gathered} 00001100 \\ (12) \\ \vdots \\ 00010000 \\ (16) \end{gathered}$ | - $\bullet$ $\bullet$ $\bullet$ - | Reserved <br> Reserved | $\begin{aligned} & \mathrm{X} \\ & \stackrel{\bullet}{\bullet} \\ & \stackrel{\rightharpoonup}{\bullet} \\ & \stackrel{\rightharpoonup}{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \text { • } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \text { • } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \stackrel{\bullet}{\bullet} \\ & \stackrel{\rightharpoonup}{\bullet} \\ & \stackrel{\rightharpoonup}{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \stackrel{\bullet}{\bullet} \\ & \stackrel{\bullet}{\bullet} \\ & \stackrel{\rightharpoonup}{x} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \text { X } \\ & \bullet \\ & \bullet \\ & \bullet \\ & \bullet \\ & \text { - } \end{aligned}$ |
| $\begin{gathered} 00010001 \\ (17) \end{gathered}$ | R/W | Start Carrier Coeff. | X <br> (0) | CAS_ß2 <br> (0) | CAS_ $\beta 1$ <br> (1) | CAS_ß0 <br> (1) | X <br> (0) | CAS_ג2 <br> (0) | CAS_ $\alpha 1$ <br> (1) | CAS_ $\alpha 0$ <br> (1) |
| $\begin{gathered} 00010010 \\ (18) \end{gathered}$ | R | Unused | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{gathered} 00010011 \\ (19) \end{gathered}$ | R/W | AGC <br> Coefficiency | X <br> (0) | AGC_ß2 <br> (0) | $\text { AGC_ } \beta 1$ <br> (0) | $\begin{gathered} \text { AGC_ } \beta 0 \\ (0) \end{gathered}$ | X <br> (0) | $\text { AGC_ } \alpha 2$ <br> (0) | $\text { AGC_ } \alpha 1$ <br> (1) | $\text { AGC_ } \alpha 0$ <br> (1) |

Note: X: Don't care.
(0) or (1): Initial value

## FUNCTIONAL DESCRIPTION

1. MODE-1

- User can select the output polarity of TCLK, the output mode of TS7 to TS0 and so on by setting the register.
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000000$ (2)

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| MOD0 | TCLK polarity | 0 (initial) | TS7 to TS0 are latched at the falling edge of the TCLK. |
|  |  | 1 | TS7 to TS0 are latched at the rising edge of the TCLK. |
| MOD1 | Error indicator | $0 \text { (initial) }$ | The error indicator flag of the transport stream packet is set to ' H ' when the Reed-Solomon decoder cannot correct the error. |
|  |  | 1 | The error indicator flag of the transport stream packet is not changed. |
| MOD2 | Output mode of TS7 to TS0 | 0 (initial) | Parallel output. |
|  |  | 1 | Serial output. Another TS bits output ${ }^{\text {c }}$ |
| MOD3 | Output order of TS7 to TS0 | 0 (initial) | TS7 is MSB when parallel. TS0 outputs when serial. |
|  |  | 1 | TS0 is MSB when parallel. TS7 outputs when serial. |
| MOD4 | FSYNC output mode | 0 (initial) | FSYNC outputs the frame synchronous signal. |
|  |  | 1 | FSYNC outputs the Viterbi synchronous signal. |
| MOD5 | Frame sync-mode | 0 (initial) | 'B8(h)' of the frame sync-byte value is changed to '47(h)' inversely. |
|  |  | 1 | ' $\mathrm{B} 8(\mathrm{~h}$ )' of the frame sync-byte value is not changed. |
| bit6 | Reserved | 0 (initial) | Don't change. |
| MOD7 | Data reverse switch | 0 (initial) | Normal operation. |
|  |  | 1 | Received data is reversed in LSI. |

[MODO function]

MODO $=0$


MODO $=1$

(Continued)
[MOD1 function]
The structure of the transport packet

[MOD5 function]
MOD5 $=0$


MOD5 $=1$


## 2. MODE-2

- Deinterleaver, Reed-Solomon and Energy dispersal removal functions may be passed through by setting the register.
- Register value: $1^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000001$ (2) $=1$ (10)

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| DI_EN | Deinterleaver enable | 0 | Deinterleaver is not performed. |
|  |  | 1 (initial) | Normal operation. Deinterleaver is performed. |
| RS_EN | Reed-Solomon enable | 0 | Read-Solomon decoder is not performed. |
|  |  | 1 (initial) | Normal operation. Reed-Solomon decoder is performed. |
| ER_EN | Energy dispersal removal enable | 0 | Energy dispersal removal is not performed. |
|  |  | 1 (initial) | Normal operation. Energy dispersal removal is performed. |

- BCLK output may be changed by setting the register.
- Register value: ${ }^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000001$ (2) $=1$ (10)

| Bit name | Function | Bit value | Operation |  |
| :---: | :---: | :---: | :--- | :--- | :--- |
| BCLK | BCLK output | 00 (initial) | 'L' level output. |  |
| [1:0] | select | 01 | Packet start signal output. |  |
|  |  | 10 | Clock of $2 \times$ symbol rate is output. |  |
|  |  | 11 | The same clock as symbol rate is output. |  |
|  |  |  |  |  |

- It is prohibited to change the bit 5 to bit 7 .
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000001$ (2) $=1$ (10)

| Bit name | Function | Bit value | Operation |  |
| :---: | :--- | :---: | :--- | :--- |
| bit 5 | Reserved | 0 (initial) | Don't change. |  |
| bit 6 |  | 0 (initial) | Don't change. |  |
| bit 7 |  | 0 (initial) | Don't change. |  |

## 3. Status

- User can monitor the internal status.
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00001001$ (2) $=9$ (10), Read only

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| STA0 | Frame synchronization | 0 | It shows Frame isn't in synchronization. |
|  |  | 1 | It shows Frame is in synchronization. |
| STA1 | Viterbi decode synchronization | 0 | It shows the Viterbi decoder isn't in synchronization. |
|  |  | 1 | It shows the Viterbi decoder is in synchronization. |
| STA [4:2] | Viterbi rate detection | 000 | It shows the Viterbi decoder isn't in synchronization. |
|  |  | 001 | It shows the Viterbi rate is $1 / 2$. |
|  |  | 010 | It shows the Viterbi rate is $2 / 3$. |
|  |  | 011 | It shows the Viterbi rate is $3 / 4$. |
|  |  | 100 | It shows the Viterbi rate is 5/6. |
|  |  | 101 | It shows the Viterbi rate is $7 / 8$. |

## 4. $A / D$ converter

- I and Q analog input data are automatically sampled by the internal clock.


## 5. Nyquist filter

- Digital half Nyquist filtering is done for each I and Q input signal. The roll-off factor is 0.35 .


## MB86660A

## 6. AGC

- The amplitude of I and Q input data is compared with the reference value AGC [4:0] set by the register. The compared result is output to AGC pin by the PWM (Pulse Width Modulation) form or 'H/L' level. It adjusts the amplifier gain of the tuner via the external analog filter.
- The pulse width of the PWM output is changed at $1 /(2 \mathrm{Fs}) \times \mathrm{n}(\mu \mathrm{s})$ step ( $\mathrm{n}=0$ to 255 , Fs : symbol rate (Msymbol/ $\mathrm{s})$ ). The frequency is $\mathrm{Fs} / 128(\mathrm{MHz})$.
- The pulse width of the ' $\mathrm{H} / \mathrm{L}$ ' level output is changed at minimum 4/Fs ( $\mu \mathrm{s}$ ) step (Fs: symbol rate (Msymbol/s)). The frequency is maximum $\mathrm{Fs} / 4(\mathrm{MHz})$. As the response is rapider than PWM , it is useful to a quick response request.
- The reference value AGC [4:0] and the AGC output polarity are programmable.
- Register value: $1^{2} \mathrm{C}$ address $=0001 \mathrm{ADR}$ [2:0], Register address $=00000010{ }^{(2)}=2$ (10)

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| AGC [4:0] | Reference value for AGC | 00000 | Minimum reference value. |
|  |  | to |  |
|  |  | $\begin{gathered} 10000 \\ \text { (initial) } \end{gathered}$ | The amplifier gain of the tuner is adjusted to equal to the reference value. |
|  |  | to |  |
|  |  | 11111 | Maximum reference value. |
| AGCM | AGC output mode | 0 (initial) | PWM output. |
|  |  | 1 | 'H/L' level output. |
| AGCP | AGC output polarity | 0 (initial) | When AGC [4:0] > Amplitude of I and Q input data: <br> - When AGCM $=0$ (PWM output), it repeatedly outputs the pulse that ' H ' period is longer than ' L ' period. <br> - When $A G C M=1$ ('H/L' level output), it outputs ' $H$ '. <br> When AGC [4:0] < Amplitude of I and Q input data: <br> - When AGCM = 0 (PWM output), it repeatedly outputs the pulse that ' L ' period is longer than ' H ' period. <br> - When $A G C M=1$ ('H/L' level output), it outputs ' $L$ '. |
|  |  | 1 | When AGC [4:0] > Amplitude of I and Q input data: <br> - When AGCM = 0 (PWM output), it repeatedly outputs the pulse that ' $L$ ' period is longer than ' $H$ ' period. <br> - When $A G C M=1$ (' $\mathrm{H} / \mathrm{L}$ ' level output), it outputs ' L '. <br> When AGC [4:0] < Amplitude of I and Q input data: <br> - When AGCM $=0$ (PWM output), it repeatedly outputs the pulse that ' H ' period is longer than 'L' period. <br> - When AGCM = 1 ('H/L' level output), it outputs ' H '. |
| bit 7 | Reserved | 0 (initial) | - Do not set this bit. |

(Continued)

- Some external AGC-loop configuration in user systems may need to adjust the filter value using the following register.
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00010011$ (2) $=19$ (10)

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { AGC_ } \alpha \\ {[2: 0]} \end{gathered}$ | $\alpha$-Coefficiency of AGC loopfilter | 000 | $\alpha=2^{0}(=1)$ |
|  |  | 001 | $\alpha=2^{1}(=2)$ |
|  |  | 010 | $\alpha=2^{2}(=4)$ |
|  |  | $\begin{gathered} 011 \\ \text { (default) } \end{gathered}$ | $\alpha=2^{3}(=8)$ |
|  |  | 100 | $\alpha=2^{4}(=16)$ |
|  |  | 101 | $\alpha=2^{5}(=32)$ |
|  |  | 110 | $\alpha=2^{6}(=64)$ |
|  |  | 111 | - |
| $\underset{[2: 0]}{\text { AGC_ } \beta}$ | $\beta$-Coefficiency of AGC loopfilter | $\begin{gathered} 000 \\ \text { (default) } \end{gathered}$ | $\beta=0$ |
|  |  | 001 | $\beta=2^{1}(=2)$ |
|  |  | 010 | $\beta=2^{2}(=4)$ |
|  |  | 011 | $\beta=2^{3}(=8)$ |
|  |  | 100 | $\beta=2^{4}(=16)$ |
|  |  | 101 | $\beta=2^{5}(=32)$ |
|  |  | 110 | $\beta=2^{6}(=64)$ |
|  |  | 111 | $\beta=2^{7}(=128)$ |

Block Diagram of AGC:

(Continued)

PWM AGC output wave form: The pulse width is changed at $1 /(2 \mathrm{Fs}) \times \mathrm{n}(\mu \mathrm{s})$ step ( $\mathrm{n}=0$ to 255 , Fs: symbol rate (Msymbol/s). The frequency is Fs/128 (MHz).

(Continued)
(Continued)
' $\mathrm{H} / \mathrm{L}$ ' level AGC output wave form: The pulse width is changed at minimum 4/Fs ( $\mu \mathrm{s}$ ) step (Fs: symbol rate) The frequency is $\mathrm{Fs} / 8(\mathrm{MHz})$


## 7. Carrier recovery

- The difference of the carrier recovery in the tuner is automatically recovered up to $\pm 5 \mathrm{MHz}$ in the LSI.
- The loop filter coefficient for the carrier recovery operates with CAS_ $\alpha[2: 0]$ and CAS_ $\beta$ [2:0] at first and then automatically switches to CA_ $\alpha[2: 0]$ and CA_ $\beta[2: 0]$ after the lock-up. However, when CA_SW is " 0 ", the filter coefficient always operates with CA_ $\alpha[2: 0]$ and CA $\_\beta[2: 0]$.
- The loop filter is variable.
- Register value: ${ }^{2} \mathrm{C}$ address $=0001$ ADR [2:0]
$<$ Register address $=00010001(2)=17(10)>$

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| $\underset{[2: 0]}{\text { CAS_ } \alpha}$ | $\alpha$-factor for the loop filter at first | 000 | $\alpha=2^{1}(=2)$ |
|  |  | 001 | $\alpha=2^{2}(=4)$ |
|  |  | 010 | $\alpha=2^{3}(=8)$ |
|  |  | 011 (initial) | $\begin{gathered} \alpha=2^{4} \\ (=16) \end{gathered}$ |
|  |  | 100 | $\begin{gathered} \alpha=2^{5} \\ (=32) \end{gathered}$ |
|  |  | 101 to 111 | $\begin{gathered} \alpha=2^{6} \\ (=64) \end{gathered}$ |
| $\underset{[2: 0]}{\text { CAS_ } \beta}$ | $\beta$-factor for the loop filter at first | 000 | $\begin{aligned} & \beta=2^{8} \\ & (=256) \end{aligned}$ |
|  |  | 001 | $\begin{aligned} & \beta=2^{9} \\ & (=512) \end{aligned}$ |
|  |  | 010 | $\begin{aligned} & \beta=2^{10} \\ & (=1024) \end{aligned}$ |
|  |  | 011 (initial) | $\begin{aligned} & \beta=2^{11} \\ & (=2048) \end{aligned}$ |
|  |  | 100 | $\begin{aligned} & \beta=2^{12} \\ & (=4096) \end{aligned}$ |
|  |  | 101 to 111 | $\begin{aligned} & \beta=2^{13} \\ & (=8192) \end{aligned}$ |

Carrier Recovery Block Diagram:

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { CA }-\alpha \\ & {[2: 0]} \end{aligned}$ | $\alpha$-factor for the loop filter after lock-up | 000 | $\alpha=2^{1}(=2)$ |
|  |  | 001 (initial) | $\alpha=2^{2}(=4)$ |
|  |  | 010 | $\alpha=2^{3}(=8)$ |
|  |  | 011 | $\begin{aligned} & \alpha=2^{4} \\ & (=16) \end{aligned}$ |
|  |  | 100 | $\begin{aligned} & \alpha=2^{5} \\ & (=32) \end{aligned}$ |
|  |  | 101 to 111 | $\begin{aligned} & \alpha=2^{6} \\ & (=64) \end{aligned}$ |
| $\begin{aligned} & \text { CA } \beta \\ & {[2: 0]} \end{aligned}$ | $\beta$-factor for the loop filter after lock-up | 000 | $\begin{gathered} \beta=2^{8} \\ (=256) \end{gathered}$ |
|  |  | 001 | $\begin{aligned} & \beta=2^{9} \\ & (=512) \end{aligned}$ |
|  |  | 010 (initial) | $\begin{aligned} & \beta=2^{10} \\ & (=1024) \end{aligned}$ |
|  |  | 011 | $\begin{aligned} & \beta=2^{11} \\ & (=2048) \end{aligned}$ |
|  |  | 100 | $\begin{aligned} & \beta=2^{12} \\ & (=4096) \end{aligned}$ |
|  |  | 101 | $\begin{aligned} & \beta=2^{13} \\ & (=8192) \end{aligned}$ |
| CA_SW | Loop filter SW | 0 | Auto SW: off |
|  |  | 1 (initial) | Auto SW: on |



## 8. AFC

- User can monitor the difference of the local oscillator frequency in the tuner.
- The different frequency of the tuner may be calculated by the following way by reading the register of AFC [7:0].
$\Delta f(\mathrm{KHz})=(128-\operatorname{AFC}[7: 0]) \times 82.474 \times(\mathrm{n} / 42.192)(\mathrm{n}:$ Receiving bit rate $(\mathrm{Mbps}))$
Ex.1: When AFC [7:0] = 01111100 and Receiving bit rate $\mathrm{n}=40$ (Mbps),
AFC (DEC) $=2^{2}+2^{3}+2^{4}+2^{5}+2^{6}=124$
$\Delta f=312.8(\mathrm{KHz}) \rightarrow$ It shows the local oscillator frequency in the tuner is 312.8 KHz higher.
Ex.2: When AFC [7:0] = 10000101 and Receiving bit rate $\mathrm{n}=60$ (Mbps),
AFC (DEC) $=2^{0}+2^{2}+2^{7}=133$
$\Delta f=-586.4(\mathrm{KHz}) \rightarrow$ It shows the local oscillator frequency in the tuner is 586.4 KHz lower.
- Register value: ${ }^{2} \mathrm{C}$ address $=0001 \mathrm{ADR}[2: 0]$, Register address $=00001010$ (2), Read only

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| AFC [7:0] | The difference of the carrier frequency | 00000000 | It shows the local oscillator frequency in the tuner is very high. |
|  |  | 00000001 |  |
|  |  | to |  |
|  |  | 01111111 |  |
|  |  | 10000000 | It shows the local oscillator frequency in the tuner is almost fit. |
|  |  | 10000001 |  |
|  |  | to |  |
|  |  | 11111110 |  |
|  |  | 11111111 | It shows the local oscillator frequency in the tuner is very low. |

## 9. Clock recovery

- The clock synchronized to the base band data is automatically recovered in the LSI. The internal VCO must be set to the required frequency in advance. Refer to '10. VCO' for setting the internal VCO frequency.
- The Loop filter is variable.
- Register value: ${ }^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000111(2)=7(10)$

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{CL} \alpha \\ & {[2: 0]} \end{aligned}$ | $\alpha$-factor for the clock recovery loop filter | 000 | $\alpha=2^{9}(=512)$ |
|  |  | 001 | $\alpha=2^{10}(=1024)$ |
|  |  | $\begin{gathered} 010 \\ \text { (initial) } \end{gathered}$ | $\alpha=2^{11}(=2048)$ |
|  |  | 011 | $\alpha=2^{12}(=4096)$ |
|  |  | 100 | $\alpha=2^{13}$ (=8192) |
|  |  | 101 | $\alpha=2{ }^{14}(=16384)$ |
|  |  | 110, 111 | Prohibited |
| $\begin{aligned} & C L \_\beta \\ & {[2: 0]} \end{aligned}$ | $\beta$-factor for the clock recovery loop filter | 000 | $\beta=2{ }^{17}(=131072)$ |
|  |  | 001 | $\beta=2^{18}(=262144)$ |
|  |  | 010 | $\beta=2{ }^{19}(=524288)$ |
|  |  | $\begin{gathered} 011 \\ \text { (initial) } \end{gathered}$ | $\beta=2^{20}(=1048576)$ |
|  |  | 100 | $\beta=2^{21}(=2097152)$ |
|  |  | 101 | $\beta=2{ }^{22}(=4194304)$ |
|  |  | 110, 111 | Prohibited |

Clock Recovery Block Diagram:

10. VCO

- The internal VCO frequency must be set to two times of the received data symbol rate. Because the frequency step is every 0.1 MHz step, set the nearest frequency.
E.X.: When the received data symbol rate is $21.096 \mathrm{Msym} / \mathrm{s}$, set 42.2 MHz as $21.096 \mathrm{Msym} / \mathrm{s} \times 2=42.192 \mathrm{MHz}$
- Register value: $I^{2} \mathrm{C}$ adress $=0001$ ADR [2:0], Register address $=00000011_{(2)}=3(10) \& 00000100(2)=4(10)$

| Bit name | Function | Bit value | Operation |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | LVCO register = ' 0 ' | LVCO register = ' 1 ' |
| $\begin{aligned} & \hline \mathrm{VCO} \\ & {[7: 0]} \end{aligned}$ | VCO Freq. <br> (0.1 MHz step) | 00000000 | Internal VCO is set to $\mathbf{4 0 . 0} \mathbf{M H z}$. |  |
|  |  | 00000001 | Internal VCO is set to $\mathbf{4 0 . 1 ~ M H z}$ |  |
|  |  | to | to |  |
|  |  | 00000110 | Internal VCO is set to $\mathbf{4 0 . 6 ~ M H z}$ |  |
|  |  | to | to |  |
|  |  | 00010110 | Internal VCO is set to $\mathbf{4 2 . 2} \mathbf{~ M H z}$. (Initial value) |  |
|  |  | to | to |  |
|  |  | 01000100 | Internal VCO is set to 46.8 MHz . |  |
|  |  | to | to |  |
|  |  | 01110100 | Internal VCO is set to 51.6 MHz. |  |
|  |  | to | to |  |
|  |  | 10010110 | Internal VCO is set to 55.0 MHz. |  |
|  |  | to | to |  |
|  |  | 10100010 | Internal VCO is set to 56.2 MHz. |  |
|  |  | to | to |  |
|  |  | 11001000 | Internal VCO is set to 60.0 MHz . |  |
|  |  | to | to |  |
|  |  | 11011000 | Internal VCO is set to 61.6 MHz. | Set to 36.0 MHz |
|  |  | to | to | to |
|  |  | 11100000 | Internal VCO is set to 62.4 MHz. | Set to 36.8 MHz |
|  |  | to | to | to |
|  |  | 11111110 | Internal VCO is set to 65.4 MHz. | Set to 39.8 MHz |
|  |  | 11111111 | Internal VCO is set to 65.5 MHz. | Set to 39.9 MHz |

## 11. RESET

- The whole block of LSI or QPSK-Block only is reset when LSI_RST or QP_RST bit is set to ' 1 '.
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00001000(2)=8(10)$

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :--- |
| LSI_RST | The whole of <br> LSI <br> Software reset | 1 | The whole of LSI is reset when LSI_RST bit is set to ' 1 '. |
| QP_RST | QPSK Block <br> Software reset | 1 | QPSK-Block only is reset when QP_RST bit is set to ' 1 '. |

## 12. Viterbi decoder

- Constraint length $K=7$.
- Optionally some Viterbi rates may be selected from $R=1 / 2,2 / 3,3 / 4,5 / 6$ and $7 / 8$.
- The receiving Viterbi rate is automatically detected from some selected Viterbi rates. It is getting longer to detect it in proportion to the number of selected rates. So it is recommended to select one rate, if the rate is known beforehand.
- The detected Viterbi rate is written to the STA [4:2] register which is shown in ' 3 . Status'.
- Register value: ${ }^{12} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00000100(2)=4(10)$

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :--- |
| VIR0 | $R=1 / 2$ setting | 0 (initial) | Viterbi rate detection is not performed for $R=1 / 2$. |
| VIR1 | $R=2 / 3$ setting | 0 (initial) | Viterbi rate detection is not performed for $R=2 / 3$. |
| VIR2 | $R=3 / 4$ setting | 0 | Viterbi rate detection is not performed for $R=3 / 4$. |
|  |  | 1 (initial) | Viterbi rate detection is performed for $R=3 / 4$. |
| VIR3 | $R=5 / 6$ setting | 0 (initial) | Viterbi rate detection is not performed for $R=5 / 6$. |
|  |  | 1 | Viterbi rate detection is performed for $R=5 / 6$. |
| VIR4 | $R=7 / 8$ setting | 0 (initial) | Viterbi rate detection is not performed for $R=7 / 8$. |
|  |  | 1 | Viterbi rate detection is performed for $R=7 / 8$. |

## 13. C/N monitor

- The approximate $\mathrm{C} / \mathrm{N}$ value of the LSI input is monitored.
- The monitored C/N value depends on evaluation circumstance, LSI mounting conditions, and so on in user application system. Therefore, the value must be carefully checked before user's finished product. The typical characteristic curve is shown in below.
- Register value: $I^{2} \mathrm{C}$ address $=0001$ ADR [2:0], Register address $=00001011$ (2) $=11_{(10)}$, Read only

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :---: |
| $\mathrm{CN}[7: 0]$ | $\mathrm{C} / \mathrm{N}$ monitor | 00000000 | It shows the error of the receiving data is large. |
|  |  | to |  |
|  |  | 1111111 | It shows the error of the receiving data is small. |

C/N Monitor Characteristics


Note: CN [7:0] Read Value is transferred to the decimal value.

## 14. Frame synchronization

- The frame synchronization signal (B8h) on the head of 8 packets is detected. The number of states for acquisition and tracking is programmable.
- The LSI is judged to lock if the synchronization signal would be continuously detected for the set number of acquisition states, and then FSYNC is changing to 'H' (when MOD4 (Register address: 00000000) = ' 0 '). After lock, the LSI is judged not to lock if the synchronization signal would not be continuously detected for the set number of tracking states, and then FSYNC is changing to ' L '.
- Register value: ${ }^{2}$ C address $=0001$ ADR [2:0], Register address $=00000101$ (2) $=5$ (10)

| Bit name | Function | Bit value | Operation |
| :---: | :---: | :---: | :--- |
| SYA [3:0] | Number of <br> acquisition <br> states | 0000,0001, <br> 0010 (initial) | The LSI is judged to lock if the synchronization signal would be <br> continuously detected two times. |
| to | 1111 |  |  |

Timing


## 15. Deinterleaver

- The deinterleaving depth I = 12 on byte-stream.
- When DI_EN (Register address $=00000001$ ) = ' 0 ', Deinterleaver is not performed.

When DI_EN = ' 1 ', Deinterleaver is performed.

## 16. Reed-Solomon decoder

- $\mathrm{n}=204, \mathrm{k}=188, \mathrm{t}=8$

Code Generator Polynomial: $g(x)=\left(x+\lambda^{0}\right)\left(x+\lambda^{1}\right)\left(x+\lambda^{2}\right) \cdots\left(x+\lambda^{15}\right)$
Field Generator Polynomial: $p(x)=x^{8}+x^{4}+x^{3}+x^{2}+1$

- If the total errors are less than 8 bytes at 204 bytes unit, all errors can be corrected. If the total errors are more than 9 bytes, all errors are not corrected. The TER outputs ' $L$ ' for a packet that all errors were corrected. The TER outputs ' H ' for a packet that the errors were not corrected.
- To distinguish the parity bytes of Reed-Solomon, the TEN outputs ' H ' for a period of the valid data, and then outputs 'L' for a period of the parity bytes.
- When RS_EN (Register address: 00000001) = '0', Reed-Solomon decoder is not performed and all errors are not corrected. TEN operates normally, but TER outputs 'L'.
When RS_EN = '1', Reed-Solomon decoder is performed.

Timing


## 17. Energy dispersal removal

- When ER_EN (Register address: 00000001) = '0', Energy dispersal removal is not performed. When ER_EN = '1', Energy dispersal removal is performed.
- Pseudo Random Binary Sequence (PRBS) Polynomial: $x^{15}+x^{14}+1$ The polynomial is initialized into the sequence ' 100101010000000 ' every eight packets.


## 18. $\mathrm{I}^{2} \mathrm{C}$ bus

- Write format

- Read format


Note: S: Start condition
$I^{2} \mathrm{C}$ address (7bit): 0001 (ADR2) (ADR1) (ADR0)
ADR [2:0]: user setting
R/W (1bit): $0=$ write, 1 = read
Data-n (8bit): Data of register address-n
ACK: Acknowledge
P: Stop condition
(M) : Output signal of $\mathrm{I}^{2} \mathrm{C}$ master
(LSI): Output signal of MB86660A

## - OUTPUT SIGNAL TIMING



Note: TCLK polarity may be changed by setting the register.

## ■ POWER-ON RESET

The MB86660A must be reset via RESET pin when the power is turned on.

- Apply a reset signal to the LSI at power-on, then cancel the reset 50 ms after the $\mathrm{V}_{\mathrm{DD}}$ and AV Do have reached 3.3 V or input a reset pulse with a width of 50 ms after they reached 3.3 V . Note that the 27.0 MHz clock by the crystal oscillator or the external clock of EXTCLK must be stable before the reset is canceled. (See the diagram below.)



## APPLICATION EXAMPLE

- When 27 MHz crystal oscillator is used.

- When 27 MHz external clock is used.



## PERIPHERAL CIRCUIT EXAMPLE



## PACKAGE DIMENSION

48-pin plastic QFP
(FPT-48P-M15)


## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD \#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

